




Block Diagram

Title			
Sheet			
Date			
Drawn			
Checked			
Approved			

MSM8937 GPIO Configuration					
GPIO_0	NC	GPIO_41	SCAM_ID	GPIO_82	FM_DATA
GPIO_1	NC	GPIO_42	ACCL_INT1_N	GPIO_83	BT_CTL
GPIO_2	NC	GPIO_43	ALSP_INT_N	GPIO_84	BT_DATA
GPIO_3	WDOG_DISABLE	GPIO_44	MAG_RST_N	GPIO_85	NC
GPIO_4	UART_MSM_TX	GPIO_45	NC	GPIO_86	NC
GPIO_5	UART_MSM_RX	GPIO_46	NC	GPIO_87	NC
GPIO_6	NC	GPIO_47	NC	GPIO_88	NC
GPIO_7	NC	GPIO_48	NC	GPIO_89	NC
GPIO_8	NC	GPIO_49	UIM_BATT_ALM	GPIO_90	NC
GPIO_9	NC	GPIO_50	NC	GPIO_91	KEY_VOL_UP_N
GPIO_10	TP_I2C_SDA	GPIO_51	UIM1_DATA	GPIO_92	NC
GPIO_11	TP_I2C_SCL	GPIO_52	UIM1_CLK	GPIO_93	NC
GPIO_12	NC	GPIO_53	UIM1_RESET	GPIO_94	NC
GPIO_13	NC	GPIO_54	NC	GPIO_95	NC
GPIO_14	SENSOR_I2C_SDA	GPIO_55	UIM2_DATA	GPIO_96	NC
GPIO_15	SENSOR_I2C_SCL	GPIO_56	UIM2_CLK	GPIO_97	NC
GPIO_16	NC	GPIO_57	UIM2_RESET	GPIO_98	NC
GPIO_17	NC	GPIO_58	NC	GPIO_99	NC
GPIO_18	NC	GPIO_59	NC	GPIO_100	RFFE1_CLK
GPIO_19	NC	GPIO_60	LCD_RST_N	GPIO_101	RFFE1_DATA
GPIO_20	ACC_SPI_MOSI	GPIO_61	LCD_ID	GPIO_102	NC
GPIO_21	ACC_SPI_MISO	GPIO_62	NC	GPIO_103	NC
GPIO_22	ACC_SPI_CS	GPIO_63	APP_BOOT_FROM_ROM	GPIO_104	NC
GPIO_23	ACC_SPI_CLK	GPIO_64	TP_RST_N	GPIO_105	GRFC1_SEL
GPIO_24	LCD_TE0	GPIO_65	TP_INT_N	GPIO_106	NC
GPIO_25	NC	GPIO_66	GP_PDM_A0	GPIO_107	GRFC3_SEL
GPIO_26	CAM_MCLK0	GPIO_67	SDCARD_DET_N	GPIO_108	NC
GPIO_27	NC	GPIO_68	NC	GPIO_109	GRFC5_SEL
GPIO_28	CAM_MCLK2	GPIO_69	CDC_PDM_CLK	GPIO_110	GRFC6_SEL
GPIO_29	CAM_I2C_SDA0	GPIO_70	CDC_PDM_SYNC	GPIO_111	GRFC7_SEL
GPIO_30	CAM_I2C_SCL0	GPIO_71	CDC_PDM_TX	GPIO_112	GRFC8_SEL
GPIO_31	NC	GPIO_72	CDC_PDM_RX0	GPIO_113	GRFC9_SEL
GPIO_32	NC	GPIO_73	CDC_PDM_RX1	GPIO_114	GRFC10_SEL
GPIO_33	NC	GPIO_74	CDC_PDM_RX2	GPIO_115	GRFC11_SEL
GPIO_34	FLASH_STROBE_NOW	GPIO_75	BT_SSB_I	GPIO_116	GRFC12_SEL
GPIO_35	MCAM1_PWDN	GPIO_76	WL_CMD_DATA_2	GPIO_117	NC
GPIO_36	NC	GPIO_77	WL_CMD_DATA_1	GPIO_118	EXT_GPS_LNA_EN
GPIO_37	FORCE_USB_BOOT	GPIO_78	WL_CMD_DATA_0	GPIO_119	CH0_GSM_TX_PHASE_D0
GPIO_38	NC	GPIO_79	WL_CMD_SET	GPIO_120	RFFE5_CLK
GPIO_39	SCAM_PWDN	GPIO_80	WL_CMD_CLK	GPIO_121	RFFE5_DATA
GPIO_40	SCAM_RST_N	GPIO_81	FM_SSB_I	GPIO_122	NC

GPIO_123	NC
GPIO_124	NC
GPIO_125	NC
GPIO_126	NC
GPIO_127	NC
GPIO_128	NC
GPIO_129	NC
GPIO_130	NC
GPIO_131	NC
GPIO_132	NC
GPIO_133	NC

PMI8937 MPP Configuration

MPP_1	NC
MPP_2	GREEN_LED
MPP_4	FLASH_STROBE_NOW

PM8937 GPIO/MPP Configuration

GPIO_1	NC	MPP_1	VDD_PX_BIAS_MPP_1
GPIO_2	SDCARD_DET_N	MPP_2	NC
GPIO_3	UIM_BATT_ALM	MPP_3	VREF_DAC_MPP_3
GPIO_4	NC	MPP_4	QUIET_THERM
GPIO_5	NC		
GPIO_6	NC		
GPIO_7	NC		
GPIO_8	NC		


GPIO MAP

		TitleSheetTitleRev



PMI8937 CHARGER


[illegible]



PM8937 LDO circuits



Note
MIPI_DSI can be configured as DCDC or LDO mode.
When configured as LDO mode, pin AF9 should be left floating and L1101 should be DNL.

MSM8937 Control



MSM8937 EBI

Note: Asterisks (*) indicate modem power management (MPM) wake-up pins






Note: Do not have pull-ups on the following GPIOs unless intend for boot or secure- boot related configurations:
GPIO_91, 107, 109

GPIO	BOOT_CONFIG
GPIO_3	BOOT_CONFIG[0]/WDG_DSAB
GPIO_111	BOOT_CONFIG[1]
GPIO_112	BOOT_CONFIG[2]
GPIO_88	BOOT_CONFIG[3]

BOOT_CONFIG[3:1]	BOOT_CONFIG
0b000	SDC1 -> SDC2 -> USB2.0
0b010	SDC1
0b100	SDC2-> SDC1



Default Boot Config (0b000) is SDC1(eMMC)





Note: Ensure SW sets these GPIOs (Sensor, CTP and Camera I2C bus) to inout pull down when the peripherals are powered off to eliminate leakage.



Depth CAMERAS




MSM8937 GPIO



Note: If best EMI practices are followed for MIPI CSI/DSI signals, there is no need for common mode choke filters. You may choose to have placeholders for common mode depending upon your design constraints. Extreme care must be taken that no stubs are created by doing so.

MSM8937 MIPI and RF Control

Note:
 HTR1601 are used to help show that the sense Bulk caps C1661/C1650/C1631
 are close to the MSM and the sense line feeding back to
 the PMIC should be placed after the caps.




Power for secure digital calibration delay circuits

MSM8937 POWER2

QUALCOMM Technologies, Inc.
 San Diego, CA 92121-1714
 U.S.A.


Title		
Sheet	1	Rev
Date	12/04/08	Rev

	MICRO/HYNIX	SAMSUNG
U1501.G3	ZQ1	NC
U1501.A7	RFU	RCLK







Note: Pull-up resistors on SDC1_DATA are PCB and eMMC vender dependent


MEMORY:LPDDR3+ EMMC





AW87329 I2C Address 0x58
Write 0xB0
Read 0xB1




SECONDARY MIC/RECEIVER




Title		Sheet	
Size	NAME		Rev
Date	Drawn	and	




INFARED LEDS




SENSORS



Test Point




PCBA AUTOMATIC TEST point



JTAG CONNECTOR

Test Point/Shields

		QUALCOMM Technologies, Inc. San Diego, CA 92121-1714 U.S.A.	
Title		Sheet	
Date		Rev	
Drawn		Checked	



Title		
Rev	Desc	Rev
1.0	Initial Release	1.0

Band7

Band40

Band1

Band3

Band4

Band2

Band20_B28A

Band5

Band8

Band41

PRX_B40B41


HB_IN

MB_IN


LB_IN

B28B


Band1 印度版本跳线省开关



Band4



Band2	WTR0_PBY_MR1
1	1
2	1
3	1
4	1
5	1
6	1
7	1
8	1
9	1
10	1
11	1
12	1
13	1
14	1
15	1
16	1
17	1
18	1
19	1
20	1
21	1
22	1
23	1
24	1
25	1
26	1
27	1
28	1
29	1
30	1
31	1
32	1
33	1
34	1
35	1
36	1
37	1
38	1
39	1
40	1
41	1
42	1
43	1
44	1
45	1
46	1
47	1
48	1
49	1
50	1
51	1
52	1
53	1
54	1
55	1
56	1
57	1
58	1
59	1
60	1
61	1
62	1
63	1
64	1
65	1
66	1
67	1
68	1
69	1
70	1
71	1
72	1
73	1
74	1
75	1
76	1
77	1
78	1
79	1
80	1
81	1
82	1
83	1
84	1
85	1
86	1
87	1
88	1
89	1
90	1
91	1
92	1
93	1
94	1
95	1
96	1
97	1
98	1
99	1
100	1




Band3

Close to WTR4905

L3406


WTR0_PRX_MB2




Band4041

Close to WTR4905


WTR0_PRX_HB1




Band5



Band7




Band8 U3408 Close to WTR4905 WTR0 PRX I R3



B20兼容 跳线省开关

Band28A&B20兼容

Band20&Band28




Note: The matching need close to WTR, RX ports have DC at the pin, so it need DC block,

Title		
Sheet		
Size	Name	Rev




Band8




WTR0_DRX_LB3

Band20_B28




WTR0_DRX_LB2

Band40




WTR0_DRX_HB1

Band2




WTR0_DRX_MB1

Band5



WTR0_DRX_LB1


Band1_3_4



WTR0_DRX_MB2


WTR0_DRX_MB3

Band7



WTR0_DRX_HB2

Band41




印度版本跳线省开关

Note:The matching need close to WTR, RX ports have DC at the pin, so it need DC block,






Title		
Sheet	Rev	Rev
1	1	1

SPDT






WCN



GPS



GPS

Title	
Sheet	Rev
1	1